text.skipToContent text.skipToNavigation

Manufacturer Part #


MC100EP210S Series 2.5 V 1 GHz 1:5 Dual Differential LVDS Clock Driver - QFN-32

Mfr. Name: ON Semiconductor
Standard Pkg:
Product Variant Information section
Date Code:
Product Specification Section
Technical Attributes
Attributes Table
No of Channels: 2
Operating Frequency: 1GHz
Supply Voltage-Max: 2.625V
Supply Current: 200mA
Package Style:  QFN-32EP
Mounting Method: Surface Mount
Features and Applications

The MC100EP210S is a low skew 1−to−5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.

The EP210S specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. Two internal 50 Ω resistors are provided across the inputs. For LVDS inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the VTT (VCC − 2.0 V) supply. Designers can take advantage of the EP210S performance to distribute low skew LVDS clocks across the backplane or the board.

Key Features:

  • 20 ps Typical Output−to−Output Skew
  • 85 ps Typical Device−to−Device Skew
  • 550 ps Typical Propagation Delay
  • The 100 Series Contains Temperature Compensation
  • Maximum Frequency > 1 GHz Typical
  • Operating Range: VCC = 2.375 V to 2.625 V with VEE = 0 V
  • Internal 50 Ω Input Termination Resistors
  • LVDS Input/Output Compatible
  • Pb−Free Packages are Available


  • High Performance Logic for test systems and work stations. Clock fan out in routers, switches and other networking applications.
Pricing Section
Minimum Order:
Multiple Of:
On Order:
Factory Stock:Factory Stock:
Factory Lead Time:
4 Weeks
Web Price
Product Variant Information section